



Third International Conference on Computing and Network Communications (CoCoNet'19)

Tunable Memristor Emulator using Off-The-Shelf components

Vipin Kumar Sharma^{a*}, Mohd. Samar Ansari^{a,b}, T. Parveen^a

^aZ.H. College of Engineering and Technology, Department of Electronics Engineering, Aligarh Muslim University, Aligarh, India
^bSoftware Research Institute, Athlone Institute of Technology, Ireland

Abstract

Emerging memristor technology is as of late drawing broad consideration due to its potential for several applications. But, the non-availability of solid-state memristive devices puts a practical limitation. So, this paper proposed the concept and design of a practical memristor emulator, which can be used to imitate the behaviour of the well-known ideal memristor model developed by the HP Lab. This circuit contains off-the-shelf components such as AD844, AD633, voltage variable resistor (VVR) and few passive components. This circuit provides voltage tunability, an additional advantage over current tunability, which requires a complex circuitry. All the fingerprints of nano-scale memristor behavior are validated by the derived mathematical relations and simulation verification. Further, the robustness of the circuit has been demonstrated for statistical (10% deviation in passive components) and environmental variations (10% deviation in supply voltages). Also, the proposed circuit has been tested for a wide temperature range. Eventually, the proposed circuit is compared with the previously published emulators to illustrate the advantages of the proposed design.

© 2020 The Authors. Published by Elsevier B.V.

This is an open access article under the CC BY-NC-ND license (<http://creativecommons.org/licenses/by-nc-nd/4.0/>)

Peer-review under responsibility of the scientific committee of the Third International Conference on Computing and Network Communications (CoCoNet'19).

Keywords: Memristor Emulator; Emerging Technology; Voltage Variable Resistor (VVR), Non-linear Circuit Element, Voltage Tunability

Corresponding author. Tel.: +91 8445184074

E-mail address: aligvipin@gmail.com

1. Introduction

As per recent trends, CMOS integrated circuit technology progressively moving towards saturation mainly in terms of scalability. Now the researchers are trying to explore viable technologies that have potential to replace the conventional CMOS technology. So, the emerging technologies beyond CMOS such as memristor proved to be a promising candidate due to its nano-scale size and low power applications.

In 1971, L.O. Chua firstly reported the existence of *missing element* “Memristor” by mathematically establishing the *Charge-Flux* relationship. The memristor abbreviated as *Memory-Resistor*, considered as a fourth basic circuit element in addition to Resistor, Capacitor and Inductor [1]. Likewise, the other three circuit element, memristor is a two-terminal element but its peculiar characteristics like nonlinear characteristic, non-volatility and high density storage technology [12] makes it different from others. Also, Memristor has a tendency to hold the resistance state until or unless if no change in magnitude and polarity of the excitation (Voltage/Current). This makes memristor a standard non-volatile memory element, which has an extensive impact on informatics and neuromorphic processing [13-16].

Due to complexity in fabrication, further research on memristor became stagnant for few decades. But, in 2008, after successful fabrication of Titanium di-oxide (TiO_2) memristor by HP laboratory opens up the new era of possibilities [2]. From that point forward, different sorts of memristors have been created with various materials, for example, the ferroelectric memristor [3], the tantalum oxide memristor [4, 5], and the spintronic memristor [6]. Be that as it may, because of their natural intricacy, these later discovered memristors can scarcely be mathematically characterized. Consequently, the utilization of the HP TiO_2 memristor stays famous. However, the design of the memristor by HP laboratories is still not available on the commercial market due to its manufacturing complexity and high costs, which delay the commercialization memristor’s real-time applications. So, different approaches to mimic the actual physical device have been proposed.

In perspective on the relationship between charge and flux, researchers proposed to utilize nonlinear functions to mimic a memristor and examine a memristor circuit quantitatively. Chua pointed out that the monotonous and piecewise linear nonlinearity can characterize a memristor [7]. Bao et al. suggested use of quadratic and cubic non-linear functions to describe a memristor, and accomplished a further study of chaos and bifurcation by replacing their models into Chua's circuit [8–11]. The development of mathematical models yielded some progress in the study of transient as well as dynamic behavior of memristor circuits.

To further investigate the properties of memristor circuits, an assortment of memristor emulators have been created, including the HP TiO_2 emulator [17], the quadratic flux-controlled emulator, the cubic flux-controlled emulator [8,9–11,18], and the integrator based SPICE emulators [19]. With the assistance of these emulators, it is discovered that a few circuits containing diode-bridge [20] and light-dependent resistors [21] show memristor attributes under specific structures. Furthermore, a variety of memory elements based analog circuits have been developed which follows the conventional definition of memristor [22-25, 41].

In this paper, a simplified memristor emulator circuit using Off-The-Shelf components has been proposed. This circuit uses a voltage variable resistor using two PMOS which provides on-chip voltage tunability. The circuit realized follows all the three signature characteristics of memristor device such as Current-Voltage characteristic should have a (1) Hysteresis curve (2) curve should be pinched (3) Non-linear Hysteresis curve becomes linear for higher frequencies. The functional verification of the proposed circuit has been done using mathematical relationship as well as simulation results.

2. Mathematical Modeling of Memristor

The nano-scale structure of TiO_2 based Memristor as shown in Fig. 1 has the typical dimension of the order of 10nm [2]. This structure consists of two regions namely doped and un-doped having different conductivities. Depending upon the position of the boundary between two regions this device has many resistance levels possible. Pt electrodes at each side of structure are used for electrical connections.

According to HP's linear model of the TiO_2 based structure of Memristor [2], the relationship between voltage and current can be expressed as (1):




Fig. 1. Nano-scale structure of HP’s TiO₂ Memristor [2]

$$v(t) = \left[R_{on} \frac{w(t)}{D} + R_{off} \left(1 - \frac{w(t)}{D} \right) \right] i(t) \tag{1}$$

Where, D is the total width of the linear structure of the Memristor *i.e.* the sum of width of unionized (un-doped) and ionized (doped) region. w is the length of ionized region which defines the position of the boundary. The R_{off} and R_{on} are the low and high state resistance of the device when w is equal to zero and D respectively. The value of w at any time depends on the cumulative value of current at that instant as shown in Eq. (2);

The rate of movement of the boundary between two regions can be defined as:

$$\frac{\partial w(t)}{\partial t} = \mu_v \frac{R_{on}}{D} i(t) \tag{2}$$

Where, μ_v is the average ion mobility. Using Eq. (1), (2) and with assumption R_{OFF} ≫ R_{ON}, the expression of Memristance can be simplified as

$$M(q(t)) = R_{off} \left(1 - \mu_v \frac{R_{on}}{D^2} q(t) \right) \tag{3}$$

The above Eq.(3) is a generalized expression for charge dependent memristance and used as the reference for the designing of memristor emulators. This expression is modeled in Biolek’s ideal model of memristor for circuit applications with the model parameters: R_{on}=100, R_{OFF}=10K, μ_v= 10f and D=10n [26]. Fig. 2 shows the current-voltage relationship of pinched hysteresis nature for the given model parameters.




Fig. 2. Current-Voltage characteristic for SPICE model of memristor [26]

Table 1. Comparison of the proposed work with similar existing work

Ref.	No. of passive Components (Floating)	No. of active Components	No. of passive Components (Grounded)	Technology	Power Supply (V)	Tunability mode
[28]	3R	4 CCII, 2 Diodes	1R, 4C	BJT	± 10	X
[29]	1R	4 CCII, 1 Multiplier, 1 op-amp	7R, 1C	BJT	± 15	X
[30]	1R	10 MOS, 2 op-amp, 1 multiplier	1R, 1C	CMOS	± 5	X
[31]	2R	12 OTA, 1 multiplier	2R, 1C	BJT	± 10	current
[32]	1R	6 OTA, 1 multiplier	1R, 1C	BJT	± 10	current
[33]	2R,1D	3 CFOA	2R, 2C	BJT	-	X
[34]	-	2 CFOA, 1 OTA	3R, 2C	BJT	± 12	current
[35]	2R	4 AD844AN, 1 multiplier	3R, 1C	BJT	± 10	X
[36]	3R	4 CCII, 3 OTA	3R, 1C	BJT	± 15	current
[37]	1R	2 AD844AN, 1 multiplier	1R, 1C	BJT	± 10	X
[38]	1R	1 CCII, 1 multiplier	1C	BJT	± 10	X
[39]	3R, 1D	2 AD844AN, 1 op-amp	2R, 1C	BJT	± 10	X
[40]	3R	3 AD844AN, 1 multiplier	2R, 1C	BJT	± 10	X
Proposed work	2 R	2 AD844AN, 1 Multiplier, 2 PMOS	1R, 1C	BJT & CMOS	± 10	voltage

3. Circuit Description

The circuit as shown in Figure 3, basically contains 3 AD844 ICs, a Multiplier IC (AD-633), one VVR along with few resistors and capacitors. Basically, this design of memristor emulator is based on charge controlled approach *i.e.* memristance should be a function of charge which is described below as:

The current conveyed from X to Z terminal of AD844 (1) and AD844 (2) is

$$I_{Z1}(= I_{X1}) = I_{Z2}(= I_{X2}) = \frac{I_{in}}{2} \quad (\text{Since, } R_1=R_2=R) \tag{4}$$

The voltage developed across VVR and capacitor appears on voltage output terminals of AD844 (1) and AD844 (2) respectively as

$$V_{W1} = \frac{I_{in}}{2} R_v, V_{W2} = \frac{1}{2C} * \int I_{in} \tag{5}$$

where, R_v & C is the resistance and capacitance of VVR and capacitor respectively.

The voltage obtained at the output of multiplier (AD633) is

$$V_{Wm} = V_{W1} \cdot V_{W2} = \frac{I_{in}}{4C} R_v * \int I_{in} \tag{6}$$

While on solving VVR [27],

$$R_v = \frac{1}{2\mu_p C_{ox} \frac{W}{L} (V_c - V_t)} \tag{7}$$

The output of multiplier which is feedback to the Y-terminals of both AD844 (1) and AD844 (2) is then transferred to X-terminals, so on equating the currents

$$\frac{I_{in}}{2} = \frac{V_{in} - V_{Wm}}{R} \tag{8}$$

On solving equation Eq. (6) & (8), we get the expression for memristance as

$$M(\int I_{in}) = \frac{V_{in}}{I_{in}} = \frac{R}{2} + \frac{R_v}{4C} * \int I_{in} \tag{9}$$




Fig. 3. (a) Circuit implementation of Memristor Emulator (b) VVR [27]

The above expression is identical to the basic definition of charge controlled memristance as given in Eq. (3). The Eq. (9) contains two terms: Linear Time-variant and Linear Time-invariant. The time-variant and time-invariant terms decides the area and the slope of Hysteresis curve respectively. Also, time-variant term includes voltage controlled resistance, R_v which is given in Eq. (7), incorporates the tunability feature in terms of area of the curve or the memristance variation. Further, in order to understand the effect of frequency on the hysteresis curve of memristor, consider an input signal $V_m \sin \omega t$ and corresponding relationship can be obtained as

$$M(\omega) = \frac{V_{in}}{I_{in}} = \frac{R}{2} + \frac{V_m R_v}{2\omega R C} * \cos(\omega t - \pi) \tag{10}$$

Where, $M(\omega)$ represents the memristance in frequency domain. The above expression shows inverse relationship of memristance with frequency which is one of the signature characteristics of memristor.

4. Results and Discussion

The proposed memristor emulator is shown in Figure 3. The circuit employs off-the-shelf components; AD-844’s, AD-633, two PMOS transistors and some passive components. The PMOS transistors are used for designing the VVR, which facilitate the emulator circuit with voltage controllability. To test the circuit workability, PSPICE simulation has been done. The components values considered for the simulation are: R_1 & R_2 is equal to 5 K Ω and C is chosen according to the range of operating frequency. The PMOS transistors used in the circuit is TSMC 0.25 μ m process and having the aspect ratio (W/L) for both PMOS is 5 μ m/0.25 μ m. The supply voltages used are $\pm 10V$.

Now, the functional verification of the proposed memristor has been done using sinusoidal voltage excitation $V_{in} = V_m \sin 2\pi f t$ where, V_m & f is the amplitude and frequency of input signal. For this work, the amplitude of 2 volts has been taken while frequency is different for each case. Fig. 4 shows the Hysteresis characteristic for proposed memristor emulator at 100 Hz and 1 KHz frequency. It can be observed from figure that each plot shows the three basic fingerprints of memristor. Fig. 5 presents the current and voltage waveforms *w.r.t.* time. This figure confirms the non-linear nature of the proposed emulator circuit. Now, in order to understand the effect of varying the capacitance value at fixed frequency, Hysteresis characteristics have been shown for capacitance of 100n, 200n and 300nF in Fig. 6. It can be noted from this figure that on increasing the value of capacitance, the area of hysteresis loop decreases. This effect is also mathematically validated by Eq. (9), that on increasing the value of capacitance, the time-variant term decrease hence the area of hysteresis loop decreases. Thereafter, the tunability feature of the proposed circuit has been shown in Fig. 7. In this figure, Hysteresis loop and the memristance value for the change in voltage from 0.5 to 2V has been presented. The mathematical justification for the above is given in Eq. (9), as the change in control voltage changes the resistance of VVR which alters the time-variant term of Eq. (9). Hence, the area of loop as well as memristance has been changed.




Fig. 4. Hysteresis Characteristics Plot for the proposed memristor emulator (a) 100 Hz (b) 1 KHz




Fig. 5. Voltage (excitation) and Current (response) waveform at 100 Hz frequency




Fig. 6. Hysteresis Characteristics Plot of the proposed memristor emulator for different capacitance values




Fig. 7. Tunability feature for proposed circuit (a) Hysteresis Characteristics for different values of controlling voltage (b) Memristance values

Furthermore, in order to test the reliability of the proposed circuit, the impact of statistical and environmental variations on the performance of the circuit has been considered. The performance matrices such as signature characteristics of memristor and memristance value are investigated. Now, the statistical variation which is estimated by the Monte-Carlo simulation with Gaussian distribution of $\pm 10\%$ (3σ) deviation in all the passive components is shown in Fig. 8. In Fig. 8(a), it can be observed that all the samples follow the signatures characteristics and Fig. 8(b) shows the Histogram plot having a mean value of memristance as $2347.57\ \Omega$ and sigma equals to $170.64\ \Omega$.

Next, the effect of environmental variations such as supply voltage (V_{DD} or V_{SS}) and temperature has been observed. Fig. 9 shows the dependence of signature characteristics and memristance value on the supply voltage (V_{DD} or V_{SS}) with $\pm 10\%$ deviation in nominal value. It can be seen that the memristance changes by -3.6% and -4.5% for $+10\%$ and -10% variation in supply voltages respectively. Also, despite of slight variation in Hysteresis loop, the signature characteristics didn't altered. Likewise, the thermal reliance of memristor emulator signature characteristics has been shown in Fig. 10. It is observed from the figure that the Hysteresis curves obeys the signature characteristics for a wide temperature range (-27°C to 100°C).




Fig. 8. Results of Monte-Carlo simulation (a) Hysteresis characteristics plot (b) Histogram plot for memristance




Fig. 9. Results showing effect of 10% deviation in supply voltage (a) Hysteresis characteristics (b) Memristance values




Fig. 10. Hysteresis characteristics plot for variation in temperature (-27°C to 100°C)

5. Conclusion

In this work, the memristor emulator circuit using off-the-shelf components has been proposed. This circuit can mimic the TiO_2 mathematical model given by HP labs. All the fingerprints of nano-scale memristor behavior are validated by the derived mathematical relations as well as simulation verification. Also, the reliability of the proposed circuit has been tested for statistical variation in all the passive components and environmental variations (Supply voltages and Temperature). The results obtained show the satisfactory performance for the deviation in passive and supply voltages for a wide temperature range. This circuit fulfils the need of actual physical device for the real world applications.

Acknowledgement

This work was supported by the “Visvesvaraya Ph.D. Scheme”, MEITY, Government of India.

References

- 1) Chua Leon. (1971). “Memristor-the missing circuit element.” *IEEE Transactions on circuit theory* 18(5): 507-519.

- 2) Strukov, Dmitri B., Gregory S. Snider, Duncan R. Stewart, and R. Stanley Williams (2008). "The missing memristor found." *nature* 453(7191): 80.
- 3) Chanthbouala, A., Garcia, V., Cherifi, R.O., Bouzehouane, K., Fusil, S., Moya, X., Xavier, S., Yamada, H., Deranlot, C., Mathur, N.D. and Bibes, M. (2012) "A ferroelectric memristor." *Nature Materials* 11(10): 860-864.
- 4) Torrezan, A. C., Strachan, J. P., Medeiros-Ribeiro, G., & Williams, R. S. (2011) "Sub-nanosecond switching of a tantalum oxide memristor." *Nanotechnology*, 22(48): 485203.
- 5) Xiao-Yuan, Wang, Andrew L. Fitch, Herbert HC Iu, Victor Sreeram, and Qi Wei-Gui. (2012) "Implementation of an analogue model of a memristor based on a light-dependent resistor." *Chinese Physics B* 21(10): 108501.
- 6) Wang, Xiaobin, Yiran Chen, Haiwen Xi, Hai Li, and Dimitar Dimitrov. (2009) "Spintronic memristor through spin-torque-induced magnetization motion." *IEEE electron device letters* 30(3): 294-297.
- 7) Itoh, Makoto, and Leon O. Chua. "Memristor oscillators. (2008) " *International journal of bifurcation and chaos* 18(11): 3183-3206.
- 8) Bo-Cheng, Bao, Xu Jian-Ping, and Liu Zhong. (2010) "Initial state dependent dynamical behaviors in a memristor based chaotic circuit." *Chinese Physics Letters* 27(7): 070504.
- 9) Wen, Shiping, Rui Hu, Yin Yang, Tingwen Huang, Zhigang Zeng, and Yong-Duan Song. (2018). "Memristor-based echo state network with online least mean square." *IEEE Transactions on Systems, Man, and Cybernetics: Systems*.
- 10) Wen, Shiping, Huaqiang Wei, Zhigang Zeng, and Tingwen Huang. (2018) "Memristive fully convolutional network: An accurate hardware image-segmentor in deep learning." *IEEE Transactions on Emerging Topics in Computational Intelligence* 2(5): 324-334.
- 11) Wen, Shiping, Shuixin Xiao, Yin Yang, Zheng Yan, Zhigang Zeng, and Tingwen Huang. (2018) "Adjusting learning rate of memristor-based multilayer neural networks via fuzzy method." *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* 38(6): 1084-1094.
- 12) Babacan, Yunus, and Fırat Kaçar. (2017) "Floating memristor emulator with subthreshold region." *Analog Integrated Circuits and Signal Processing* 90(2): 471-475.
- 13) Leon, C. H. U. A. (2015): "Everything you wish to know about memristors but are afraid to ask." *Radioengineering* 24(2): 319.
- 14) Vourkas, Ioannis, Dimitrios Stathis, Georgios Ch Sirakoulis, and Said Hamdioui. (2015): "Alternative architectures toward reliable memristive crossbar memories." *IEEE Transactions on Very Large Scale Integration (VLSI) Systems* 24(1):206-217.
- 15) Xiao, Shuixin, Xudong Xie, Shiping Wen, Zhigang Zeng, Tingwen Huang, and Jianhua Jiang. (2018) "GST-memristor-based online learning neural networks." *Neurocomputing* 272: 677-682.
- 16) Xie, Xudong, Shiping Wen, Zhigang Zeng, and Tingwen Huang. (2018) "Memristor-based circuit implementation of pulse-coupled neural network with dynamical threshold generators." *Neurocomputing* 284: 10-16.
- 17) Kim, Hyongsuk, Maheshwar Pd Sah, Changju Yang, Seongik Cho, and Leon O. Chua. (2012) "Memristor emulator for memristor circuit applications." *IEEE Transactions on Circuits and Systems I: Regular Papers* 59(10): 2422-2431.
- 18) Muthuswamy, Bharathwaj. (2010) "Implementing memristor based chaotic circuits." *International Journal of Bifurcation and Chaos* 20(5): 1335-1350.
- 19) Da Xu, Kai, Yong Hong Zhang, Lin Wang, Meng Qing Yuan, Yong Fan, William T. Joines, and Qing Huo Liu. (2014) "Two memristor SPICE models and their applications in microwave devices." *IEEE Transactions on Nanotechnology* 13(3): 607-616.
- 20) Corinto, Fernando, and Alon Ascoli. (2012) "Memristive diode bridge with LCR filter." *Electronics letters* 48(14): 824-825.
- 21) Xiao-Yuan, Wang, Andrew L. Fitch, Herbert HC Iu, Victor Sreeram, and Qi Wei-Gui. (2012) "Implementation of an analogue model of a memristor based on a light-dependent resistor." *Chinese Physics B* 21(10): 108501.
- 22) Pershin, Yu V., and Massimiliano Di Ventra. (2011) "Emulation of floating memcapacitors and

- meminductors using current conveyors." *Electronics Letters* 47(4): 243-244.
- 23) Sah, Maheshwar Pd, Ram Kaji Budhathoki, Changju Yang, and Hyongsuk Kim. (2013) "Expandable circuits of mutator-based memcapacitor emulator." *International Journal of Bifurcation and Chaos* 23(5): 1330017.
 - 24) Wang, X. Y., A. L. Fitch, H. H. C. Iu, and W. G. Qi. (2012) "Design of a memcapacitor emulator based on a memristor." *Physics Letters A* 376(4): 394-399.
 - 25) Yu, D. S., Yan Liang, H. Chen, and Herbert HC Iu. (2013) "Design of a practical memcapacitor emulator without grounded restriction." *IEEE Transactions on Circuits and Systems II: Express Briefs* 60(4):207-211.
 - 26) BIOLEK, Dalibor, Massimiliano DI VENTRA, and Yuriy V. PERSHIN. (2013) "Reliable SPICE Simulations of Memristors, Memcapacitors and Meminductors." *RADIOENGINEERING* 22(4): 945.
 - 27) Ibrahim, Muhammed A., Shahram Minaei, and Hakan Kuntman. (2005) "A 22.5 MHz current-mode KHN-biquad using differential voltage current conveyor and grounded passive elements." *AEU-International Journal of Electronics and Communications* 59(5): 311-318.
 - 28) Abuelmaatti, Muhammad Taher, and Zainulabideed Jamal Khalifa. (2016) "A new floating memristor emulator and its application in frequency-to-voltage conversion." *Analog Integrated Circuits and Signal Processing* 86(1): 141-147.
 - 29) Yu, Dongsheng, Herbert Ho-Ching Iu, Andrew L. Fitch, and Yan Liang. (2014) "A floating memristor emulator based relaxation oscillator." *IEEE Transactions on Circuits and Systems I: Regular Papers* 61(10): 2888-2896.
 - 30) Kim, Hyongsuk, Maheshwar Pd Sah, Changju Yang, Seongik Cho, and Leon O. Chua. (2012) "Memristor emulator for memristor circuit applications." *IEEE Transactions on Circuits and Systems I: Regular Papers* 59(10): 2422-2431.
 - 31) Kumngern, Montree. (2015) "A floating memristor emulator circuit using operational transconductance amplifiers." *IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC)*, pp. 679-682.
 - 32) Kumngern, Montree, and Phichet Moungnoul. (2015) "A memristor emulator circuit based on operational transconductance amplifiers." *12th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology (ECTI-CON)*, pp. 1-5.
 - 33) Abuelmaatti, Muhammad Taher, and Zainulabideen Jamal Khalifa. (2014) "A new memristor emulator and its application in digital modulation." *Analog Integrated Circuits and Signal Processing* 80(3): 577-584.
 - 34) Abuelmaatti, Muhammad Taher, and Zainulabideen Jamal Khalifa. (2015) "A continuous-level memristor emulator and its application in a multivibrator circuit." *AEU-International Journal of Electronics and Communications* 69(4): 771-775.
 - 35) Sánchez-López, Carlos, Jorge Mendoza-Lopez, M. A. Carrasco-Aguilar, and Carlos Muñoz-Montero. (2014) "A floating analog memristor emulator circuit." *IEEE Transactions on Circuits and Systems II: Express Briefs* 61(5): 309-313.
 - 36) Sözen, Hasan, and Uğur Çam. "Electronically tunable memristor emulator circuit. (2016) " *Analog Integrated Circuits and Signal Processing* 89(3): 655-663.
 - 37) Sánchez-López, C., M. A. Carrasco-Aguilar, and C. Muñoz-Montero. (2015) "A 16 Hz–160 kHz memristor emulator circuit." *AEU-International Journal of Electronics and Communications* 69(9): 1208-1219.
 - 38) Sánchez-López, C., and L. E. Aguila-Cuapio. (2017) "A 860 kHz grounded memristor emulator circuit." *AEU-International Journal of Electronics and Communications* 73: 23-33.
 - 39) Yu, Dong-Sheng, Ting-Ting Sun, Ci-Yan Zheng, H. H. C. Iu, and T. Fernando. (2018) "A simpler memristor emulator based on varactor diode." *Chinese Physics Letters* 35(5): 058401.
 - 40) Sharma, Vipin Kumar, Mohd. Samar Ansari, and T. Parveen. (2019) "Electronically Tunable Emulation Circuit for TiO₂ Memristor with Its Illustrative Applications." *Journal of Nanoelectronics and Optoelectronics* 14(9): 1242-1254.
 - 41) Sharma, Vipin Kumar, Mohd Samar Ansari, and Amit M. Joshi. (2017) "Memristor-based high performance third order quadrature oscillator." In *TENCON 2017 IEEE Region 10 Conference*, pp. 2949-2954.